



# LZ9A 14" OPTIMUS

## INTEL SHARK BAY ULT ONE CHIP PLATFORM


1



# Haswell ULT (DISPLAY)



# Haswell ULT (DDR3L)




3 OF 19

4 OF 19

# Haswell ULT (GPIO, LPIO, MISC)

**GPIO27**  
With Intel LAN:  
Connect to LAN\_WAKE# pin on the LAN  
Without Intel LAN:  
Used to wake event from DSx



Thunderbolt ID	GPIO84
Supported	0
Not Supported	1

Audio DSP ID	GPIO47
Supported	0
Not Supported	1







DGPU SELECT	GPIO39
Supported	0
Not Supported	1

Model ID	GPIO45	GPIO46
LZ5-UMA	0	0
LZ9-UMA	0	1
LZ9A-DIS	1	0
LZA	1	1


Board ID	GPIO51	GPIO54	GPIO55
SDV	1	1	1
SIV	1	1	0
SIT			
SVT			

## DDR3L Memory Down ID Table


Vendor	Description	Size	Quanta P/N	GPIO[56,57,58,59]
Default				1111
Samsung	K4B8G1646B-MYK0 (B/4Gb/35nm/DDP)	8Gb x 16	AKD5FGET500	1110
Micron	MT41K512M16TNA-125:E(V80A/4Gb/30nm/DDP)	8Gb x 16	AKD5FGSTL00	1101
ELPIDA	EDJ8416E6MB-GN-F(F/4Gb/30nm/DDP)	8Gb x 16	AKD5FGST402	1100
SK hynix		8Gb x 16		XXXX
Samsung	K4B4G1646B-HYK0(B/4Gb/35nm)	4Gb x 16	AKD5PGET500	1011
Micron	MT41K256M16HA-125:E(V80A/4Gb/30nm)	4Gb x 16	AKD5JGSTL02	1010
ELPIDA	EDJ4216EFBG-GN-F(F/4Gb/30nm)	4Gb x 16	AKD5JGST403	1001
SK hynix	H5TC4G63AFR-PBA(D/4Gb/29nm)	4Gb x 16	AKD5JGETW00	1000






# Haswell ULT (PCIE,USB)



## RTC Power trace width 20mils.



## Haswell ULT (RTC, HDA, JTAG, SATA)




## PCH Strap Table



Pin Name	Strap description	Sampled	Configuration	Note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN R427 *1K 4 ACZ_SPKR [4,23]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	[31] ME_WR# R485 1K 4 HDA_SDO C EC-A22
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R508 330K 4 PCH_INTVRMEN R479 *330K 4
GPIO66	Top-Block Swap override		0 = Default disable (iPD 20K) 1 = Enable TBS function	+V3.3S_1.8S_LPSS_SDIO R378 *1K 4 GPIO66 [4] R396 *1K 4
GPIO86	BBS(Boot BIOS Strap Bit)		0 = Default SPI (iPD 20K) 1 = LPC	+3.3V_RUN R34 *1K 4 BBS [4] R31 *1K 4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality(iPD 20K) 1 = Default enable with confidentiality	+3.3V_DEEP_SUS R112 *10K 4 GPIO15 [4]
DSWVREN	Deep Sx well on die DSW VR enable		1=Should be always pull-up	+RTC_CELL R481 330K 4 DSWVRMEN [8]

## PCH JTAG Debug (CLG)

MP remove(Intel)






## 7






# Haswell ULT (SYSTEM POWER MANAGEMENT)


8



## PCH Pull-high/low(CLG)




## For DS3




## System PWR\_OK(CLG)

EC-A19








23 X 22UF



# Haswell ULT (GND)

10












## Processor Strapping





	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED	ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR	
CFG4 DISPLAY PORT PRESENCE STRAP	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED: NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	

U39M	HSW_U3T_D0R1L
VCCHSIO VCCHSIO VCCHSIO VCC1_05 VCC1_05 VCC1SE3PLL VCCSA7A3PLL	HSIO
RSVD VCCAPLL VCCAPLL	QPI
DCPSUS3	USB3
VCHDA	HDA
DCPSUS2	VRM
VCCSUS3_3 VCCSUS3_3 VCCSUS3_3 VCC3_3 VCC3_3	GPIO4PC
VCCCLK VCCCLK VCCACKPLL VCCCLK VCCCLK VCCCLK RSVD RSVD RSVD VCCSUS3_3 VCCSUS3_3	LPT LP POWER
	SERIAL IO
	SUS OSCILLATOR
	USB2
	RTC
	SPI
	CORE
	THERMAL SENSOR












DDR3L SODIMM ODT DENERATION




Place these Caps near So-Dimm1



VREF DQ1 Solution










[20] VMA\_DQ[63..0] VMA\_DQ[63..0]  
[20] VMA\_DM[7..0] VMA\_DM[7..0]  
[20] VMA\_WDQS[7..0] VMA\_WDQS[7..0]  
[20] VMA\_RDQS[7..0] VMA\_RDQS[7..0]


[16,18,46,47] 1.05V\_GFX\_PCIE  
[16,20,46,47] 1.5V\_GPU  
[16,19,35,45,46,47] 3V\_GPU  
[15,23,27,29,30,38,39,40,41,43,44,45,46] +5V\_ALW




Optimus:  
All unstuff , one Cap stuff 10K ohm









	<b>PROJECT : LZ9A</b>		
	<b>Quanta Computer Inc.</b>		
Size	Document Number	Rev	
	<b>DDR3 VRAM (BGA96) 5/5</b>	1A	
Date:	Thursday, January 03, 2013	Sheet	20 of 47


LCDVCC



Back light




GFX\_PWR\_SRC




LCD\_PWM




Touch Panel




Touch Panel Interface I2C interface




Touch Panel VCC Control




CAMERA VCC Control





CAMERA/DMIC CONN





FOR ESD




EC-A09








### EMI reserve for HDMI







**23**








## LANVCC




For RTL8106E  
\* Place 1uF CAP close to each VDD10 pin-- 30 (reserve)





## Transformer




## RJ45 Connector







DC Current rating: 2 A (MAX)





DC Current rating: 3 A (MAX)



# NGFF SSD connector










27





# Mini PCIe Wifi/BT connector

[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,30,31,32,33,34,37,42,43,44] +3.3V\_RUN  
[4,6,8,12,17,23,25,30,32,38,43,46] +3.3V\_DSW  
[12,23,41,44,46] +1.5V\_RUN


# 28








## USB 2.0 Port



## USB Charger 2.0 Port



RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:

1. ILIM\_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used

If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.


The following equation programs the typical current limit:

(1)

RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.


$$I_{OS\_typ}(mA) = \frac{50,500}{(R_{ILIM\_XX}(k\Omega) + 0.1)}$$

## Card Reader VCC Control



[15,17,23,27,29,38,39,40,41,43,44,45,46] +5V\_ALW  
[4,6,8,12,17,23,25,28,32,38,43,46] +3.3V\_DSW  
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,31,32,33,34,37,42,43,44] +3.3V\_RUN

30



For EMI Reserve

BATLED\_WHITE\_LED# EC7 220P/50V/X7R\_4  
BATLED\_YELLOW\_LED# EC6 220P/50V/X7R\_4  
PWR\_WHITE# EC10 220P/50V/X7R\_4


For EMI Reserve

PROJECT : LZ9A  
Quanta Computer Inc.


Size Document Number Rev 1A  
Date: Thursday, January 03, 2013 Sheet 30 of 47  
USB2.0--Audio Jack Conn






KEYBOARD





KB Backlit




Power Board CONN








Thermal Sensor










## Green CLK Circuitry





2.SLG3NB3355VTR(AL003355000)===>UMA  
32Kx1+24M\*1+25Mx1  
3.SLG3NB3354VTR(AL003354001)===>DIS  
32Kx1+24M\*1+25Mx1+27Mx1


1.LZ9-DIS-DSP --> SLG3NB3354+24M Xtal  
2.LZ9-DIS --> SLG3NB3354  
3.LZ9-UMA --> SLG3NB3355  
3.LZ9-UMA-DSP --> SLG3NB3389  
4.LZ5-UMA-DSP -- SLG3NB3269





### CPU HOLE




### WLAN HOLE



### VGA HOLE



### SSD HOLE




### ESD

+V3.3DX\_HDD SC35 | | \*0.1U/10V\_4


+V5DX\_HDD SC36 | | \*0.1U/10V\_4


+V3.3DX\_HDD\_R SC37 | | \*0.1U/10V\_4


















```

Icc_Max=32A
I_TDC=14A
I_Dynamic=27A
V_Operate=1.6V~1.8V
DC_LL=2m
AC_LL=9m
AC_LL_VOS=9.4m
VBOOT=1.7V

```

[15,17,23,27,29,30,38,39,40,41,44,45,46]  
 [12,38,46]  
 [2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,44]  
 [4,6,8,12,17,23,25,28,30,32,38,46]  
 [6,9,12,35,40,44,46]  
 +5V\_ALW  
 +15V\_ALW  
 +5V\_RUN  
 +3.3V\_RUN  
 +3.3V\_DSW  
 +1.05V\_RUN







DISCHARGE




[15,17,23,27,29,30,38,39,40,41,43,45,46]  
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,43]  
[12,23,28,41,46]  
[6,9,12,35,40,46]  
[14,15,39]  
[4,5,6,7,8,12,15]  
[9,14,15,39]  
[25,35]  
[12,38,43,46]

+5V\_ALW  
+5V\_RUN  
+3.3V\_RUN  
+1.5V\_RUN  
+1.05V\_RUN  
+0.675V\_DDR\_VTT  
+3.3V\_DEEP\_SUS  
+V\_VDDQ\_VR  
LANVCC  
+15V\_ALW


1

44









DISCHARGE

[15,17,23,27,29,30,38,39,40,41,43,44,45,46] +5V\_ALW  
[2,4,6,7,8,12,15,16,19,21,22,23,25,26,27,28,30,31,32,33,34,37,42,43,44] +3.3V\_RUN  
[12,23,28,41,44,46] +1.5V\_RUN  
[6,9,12,35,40,44,46] +1.05V\_RUN  
[14,15,39,44] +0.675V\_DDR\_VTT  
[9,14,15,39,44] +V\_VDDQ\_VR  
[25,35,44] LANVCC  
[12,38,43,46] +15V\_ALW

